Browse Extensions

riscv-zvknhb

1.0.0.xsil package

by extensilica

Vector SHA-256 + SHA-512 instruction extension

No confirmed encoding conflictsShares encoding space with 7 extension(s)
Show encoding relation details

riscv-zvbb INFO

  • SHARED_MAJOR_OPCODE: opcode 0x57 — shared major opcode; not a conflict by itself. A true conflict requires overlapping full decode mask/match patterns, including any fixed register/immediate field constraints.

riscv-zvbc INFO

  • SHARED_MAJOR_OPCODE: opcode 0x57 — shared major opcode; not a conflict by itself. A true conflict requires overlapping full decode mask/match patterns, including any fixed register/immediate field constraints.

riscv-zvkg INFO

  • SHARED_MAJOR_OPCODE: opcode 0x57 — shared major opcode; not a conflict by itself. A true conflict requires overlapping full decode mask/match patterns, including any fixed register/immediate field constraints.

riscv-zvkned INFO

  • SHARED_MAJOR_OPCODE: opcode 0x57 — shared major opcode; not a conflict by itself. A true conflict requires overlapping full decode mask/match patterns, including any fixed register/immediate field constraints.

riscv-zvknha INFO

  • OPCODE_SHARED: vsha2ms.vv — same instruction in both extensions by spec (encoding details not yet imported)

riscv-zvksed INFO

  • SHARED_MAJOR_OPCODE: opcode 0x57 — shared major opcode; not a conflict by itself. A true conflict requires overlapping full decode mask/match patterns, including any fixed register/immediate field constraints.

riscv-zvksh INFO

  • SHARED_MAJOR_OPCODE: opcode 0x57 — shared major opcode; not a conflict by itself. A true conflict requires overlapping full decode mask/match patterns, including any fixed register/immediate field constraints.

This versioned archive records the Extension's encoding, dependencies, provenance, documentation, and any simulator, toolchain, RTL, test, or hardware support declared by its maintainer.

Package metadata

Metadata is published by the package maintainer. Inspect the archive, upstream sources, and checksums before depending on declared support.

Required ISA
RV64GV_ZVKNHB
Declared support
spike
Toolchain
riscv64-unknown-elf · v14.2.0 (external)
Capabilities
ISAToolchain: externalSim: SpikeTestsRepro: host-dependententrytestEntry
Resolution
host-dependent
Archive checksum
sha256:bfc5e78b091ecabb3ceefbc88c7adadb9231e128d8043c09df66fe3ae94ebe69
Payload checksum
sha256:795ca4c9d27e7e592eeb9e181cfde93d7d4f6c74b6a073c15a0b83b15d2cefe3
Support metadata
{
  "spike": {
    "config": "sim/spike.yaml",
    "isa": "rv64gv_zvknhb",
    "mem": "256m",
    "priv": "msu",
    "status": "skeleton"
  }
}
Dependencies
{
  "tools": []
}

README

Vector SHA-256 + SHA-512 instruction extension

Version History

VersionPublishedStatus
1.0.0latest
xsil install [email protected]
May 14, 2026active

Downloads

0

Last 7 days

1

Last 30 days

1

All time

Daily downloads — last 30 days

07-1307-2007-2708-0308-1008-11

By version

1.0.0
1

Reviews

Sign in to leave a review.

No reviews yet

Be the first to leave a review.